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Intro: FPGAs and Single Event Effect (SEE) 
Susceptibility 
• 2 Basic elements of a FPGA device: 
- Configuration 
- Functional logic 
• Both are different technology nodes with different 
SEE upset rates 
• Building Blocks can be configured to implement 
complex functionality in the order of System on a 
chip (SOC) 
---variation-of ·/Juilaing olocRs and complex,~·ty,-,:--o-:=--,t-·--------- -·· ··· · --- · 
utilization (SOC) make it no longer valid to simply 
count upsets during SEE testing 
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FPGA Building Blocks: How Gates and 
Routes Are Utilized in FPGA Fabrics 
00 
-HDL 
_:._J. __ :..._!~1 
Place, Route, and Gate Utilization are 
Stored in the FPGA Configuration 
• Configuration Defines: 
- Functionality (logic cluster) 
- Connectivity (routes) 
- Placement I~-.. ~ --<::>4[>,\--1 \0 . ·c!, 
PROGRAMMABLE 
• Programming Swi~ch Types: ._ _ ___ s_wi_Tc_H_es __ -i 
- Anfifuse: One time ProgrammabTe70TP) ··· ·· ·------.. · · ··· 
- SRAM: Reprogrammable (RP) 
- Flash: Reprogrammable (RP) 
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Programmable Switch Implementation and 
Single Event Upset (SEU) Susceptibility 
SRAM(RPJ 
Q Rudo•-;, 5~ 
Data 
Programming Bit 
. . . . 
1 . .. ,......,... ... 1 ..... ..._ ........ ,.....,.,., ,......lllc:tnNr T ................ .Aalaa..at.•N. MIA ouc.~ MD. • If lOOI 
Logic Building Block SEU and Single 
Event Transient (SET) Susceptibility 
• Logic Blocks 
- Flip-Flops {DFFs) 
- Combinatorial Logic 
- Global Routes {clocks and resets) 
- Custom Internal circuitry 
CLKB CLK 
DFF 
·---SEU---
Not Frequency 
dependent 
Xilinx combinatorial logic 
.·. SET ·. 
Frequency dependent 
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Putting It All .Together ... FPGAs (SEE) 
Susceptibility 
P(Js trror OC Pconfiguration + pfunctiona/Logic + PSEFI 
Design Specific Configuration Functional logic Single Event 
SEE upset rate SEE upset rate SEE upset rate functional 
,,)\__ Interrupt 
r--- ' 
PDFFSEU + P(fs) SET --+SEU 
~ 
SET must get captured 
and become an SEU 
Must ~/early state which SEE type is being 
evaluated ... Bewar~ ... sometimes difficult to 
·.· differentiate 
.... ,,_ .... , .. NAl4 _______ , __ ........... __ ............. _ .... 
Building Blocks.to Consider during 
SEE Testing 
• Different Technology • 
• Static 
• NOT performed for Anti-
fuse FPGA 
• Read Back SRAM or 
. . .. . ... _· Elasb__ 
ti't:~fibn~-,il?c:f9·i~ 
'---··-,-------. .. --·.-~~ .. .,._ . ....,,.....,,_ 
• Generally dy_namic testing 
is required 
- DFFs and Combinatorial 
- SEFls: Global Routes 
(clocks and resets) 
- SEFls: Custom internal 
ci~cuitry 
• Logic blocks vary per 
FPGA 
. . . 
T•bt ........ ,. .. 1,t lU.IA f:ltctrwk , ... tl'IICI h&btlnl CM!J'Pt .....,_ Dlctr-. T......,_~ A,,-11.a&, »tt. KUA oa,c. ._..._ IIO. 
To b'e presented by Melanie Berg at the NASA Electronic Parts and Packaging (NEPP) Program Electronic 
Technology Workshop, NASA-GFSC, Greenbelt, MD, June 22-24, 2010 and published on http://nepp.nasa.gov. 4 
---- ---· . . -- --
FPGA Design Under Tes~ Development 
• Create FPGA designs that repeat blocks to increase 
statistics 
• Create FPGA designs that exercise and hence expose 
building blocks 
Traditional FPGA Testing 
• Divide and conquer ... Oetermine separate error 
cross sections that correspond to specific: 
- Frequencies . · . 
· - Designs a~d Building blocks (when applicable) 
No one cross section or "bit-error rate". 
applies to an FPGA · · · 
Te .. ,.._.., • ._ ,-NAM~ ,...__.,.......,-r,,, ~ llldrallrt T.......,. ~ ....... ~ ft111. NAIAQ,a.,C. ........ IC. ' 
Some Questions That Have Driven REAG 
FPGA Test Strategy and Development 
. . . . _Jt,,,,,,,._--/nverter 
• Are shift registers design~ -
sufficient to expose logic 
111 
. ED to 0 
level susceptibility? m 
- Fanout is linear 
- Can only use inverters or 
buffers 
• How does frequency impact 
SEU error cross sections 
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SRAM Configuration Questions: 
• For non-mitigated designs, Consortium data shows that 
configuration upsets are most significant 
~ystem. OC pConfiguration 
dt 
dE SEFI 7.5x10-S 2.7x10-5 
REAG Investigation: How does Configuration upsets scale 
. with ·technology and how does mitigation (redundancy+ 
. · · · scrubbing) impact C(!nfiguration upset rates . 
T•~ ........... t•MM ~,..._.,.,...._....,~ ..... T....,.,.;.....,..,...tlM.lt1'fUMOll'C......_ MO. 
FY10: FPGAs 
(Continuation) 
Description: 
The main goal of this task ls to Investigate FPGAs from var1ous 
wndora and to -nnlne appllcablllty f<>< the apace n1dl1Uon 
.,,vlroruMnt. Th• following la a m<><e detailed 1111 of task goal,. 
•Delfflnlne Inherent radlaUon 11nsllMtle1 ol ect,,anced complex 
commercial CMOS (<100 nm) and hardened FPGAa 
• Pl'O'lld• guidance on redlation tut and quallflcatton procedun,s 
•N a consultant 
•Test and 1n1lysl• FPOA guideline development 
• Oetennlne SEU ,enaltMlles lor hardening approachu 
• Compar1aon of fault Injection varaus beam SE\J covange 
• Evaluata r- proton energy sansklvlty of commercial CMOS 
FPGAa (Low Energy test methodologies are dlxussed In detail In 
anothert.ask 
Schedule: 
,WIii be presented on M parate slldH due to number ol tasks 
- .. -- . ·-1------------------
FY10 Plans: 
Probable Test Vehicles: 
·Achronlx/BAE Hardened Alynchronoua FPGA RAORunner 
-Achronlx Commercfal Aaynchronoua FPGA SPD60 
-Spaiun S (45nm SRAM-Based) 
- Actel RTAX2000s FPGA (150nm AntJ-ruae e .. 1d) 
-Actef ProASlC FPGA (130nm Anh-based) 
-OtherWorlt: 
-Support of C,ypto apace evaluation of Actel RTAX-S (90nm) 
-Develop gutCS.llne for Interpreting FPGA SEE data 
Dellverables: 
·Test reports and quarterty repcrts 
• Expec1>td aubrnlsalons lo SEE Symposium, MAPLD, and IEEE 
RAOECS. DTRA to review pr1or, 
NASA end Non-NASA-Organlmfons/Procurementr. 
Beam proc.,..ments: TAMU, IUCF, UC Davll, 
• Poaalbl1 UH of Berlteley Factllty 
Partners: . 
Xilinx, BAE, ~hronbl, N~ Actef. 
Pr1nelple lnve,Ugator: GSFC.MEU Melanie Berg . 
Other participants: GSFC,MEI/Hak Kim, Marl< Fr1endttch, Chr1s Ptrei, Anthony Phan, Tim Irwin, Chr11tina Sald llek 
, . ............. t• Nu.A !Jldrwtil l'wtl. PNM-.,.,.,~~ T.......,.,,....,..,, ....... n.-. •• M&&A OIFC. ._.. .... 
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Goals 
• Enhance FPGA designs under test 
• Determine Functional Operation Susceptibility: 
- How often does the operation upset 
- Must perfonn dynamic tests 
• Determine Configuration Susceptibility for: 
- Xilinx Virtex Family FPGAs 
- Xilinx Spartan Family FPGAs 
- ProASIC Flash FPGAs 
• Application of upset rates: 
- Detennlnation of dominating SEE upset rates per FPGA type 
- The role of mitigation to upset rates 
Expected Impact to Community 
• All test enhancements and considerations 
provide alternate perspectives for SEE 
FPGA characterization 
• Results will obtain more accurate error 
prediction rates because device is tested 
and evaluated under closer to realistic 
circumstances 
... - · ····--·· · - --· . --------------- -------- -----.---··--·--·-···-· ·- -- . ---
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High lights/ Aecom plishments: 
Xilinx SRAM Configuration Memory Testing 
• Configuration was tested by reading back memory 
after irradiation: 
- Fluence had to be significant to generate enough errors for 
proper statistics 
- Configuration was completely static during Irradiation 
UE·1' ~___.,......,"""'uuu.~ L.IU.I ......... ILIUW"--~ 
at 200 MeV Protons 
~ e 2.SE·1' 
1 2.0E·1' 
C I UE·1' 
.. I 1.0E-1' 
" ii! 5.0E-1S 
Cl) 
O.OE+oO -'-----"-',;;.__......_..._ 
110nm t Onm 
· Technology 
Technology Scaling: Spartan-6 h~s a reduced cross sect on at 200 e 
· Protons than the Virtex~5 
• Dynamic test ... Scrubber must be faster than bit error rate 
• When using internal Xilinx scrubbing logic, SEFls occur: 
- Special embedded logic used to correct configuration 
- Logic is unprotected (non-mitigated) 
- When embedded logic is u·pset: 
• Can write bad frames 
• Can stop working 
-· 
- ·- ··-- - -.... -·- ---- -. ·-!---·--------- ~ '-...... ·- ----------- .. -- -- - ··- ·--·--
Best not to use internal non-protected Xilinx Scrub l <?g ic (e.g. Frame ECC) 
,. 
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Highlights/Accomplishments: 
Xilinx SRAM Configuration Memory and 
Scrubbing + Mitigation 
• When using Scrubbing + Global Triple Modular 
Redundancy (GTMR), the most significant upset 
rate is P seFi 
Highlights/Accomplishments: 
FPGA Designs Under Test 
• Shift Register Enhancement: REAG Windowed Shift 
Register (WSR) for High Speed Signal Integrity 
N levels of Inverters 
between OFF stages: 
N • D, 4, 8, etc_. 
Oita In 
Traditional 
WSR 
S~l'liftReglsltrCllaln 
~ 
I 
4-0lt Window Output 
. . 
f• llit ,........i tl:h1 .. MM ..... ,.,.. ll'llllhCMIMt ~ ......... ~ T"°""""' ...... ..._1l-M.lttt. MIA GIIC,o.....11. ... 11 
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Highlights/Accomplishments: 
The WSR Advantage · 
Last 4 bits of shift register. They are shifted 
into the window every 4 clock cycles 
r
- ______ -~ Oock_f.rcle 
, HexA 
4-l>ltWindowOutput I 0~ 111°1 1 1°111 °111°1 u• ~ _ N _ 
~•~•.•et •·• •.• o. , 0 .• 1~10111011101110111 u• ~ N+I 
Shln R!glster Chilli l Hex 5 
'T·. t ...... f ·~ • ... _. ... 
· • 1 '• • 1 •• , .. Hex A 
o~111 01 11 0111ol1l ol u• ~ N+2 
Hex5 
1~lol1lol1lol1lol1j ue ~ N+3 
J - - - - - - - - HexA - - -
I 0~11101110111011101 ... ~ - N+4_ 
REAGWSR 
·statf c outp~t enha~~es_ sign_al integrity 
To_,...... llhtCUU.n.dnNc. ,._ ... ,.......,.,., ....... ntct,w;,c T......._~~II.U.Jt1t, NAIAOIPC ....... m. 
Highlights/Accomplishments: 
REAG WSR SEE Results 
• Error rates are significantly dependent on Threshold 
LET{LETth) 
• Choice of design impacted LETth 
• > 2 orders of magnitude in bit error rates calculations 
depending on data pattern and frequency of operation 
1x10·10<dEt,ttfdt <5x10_. 
·---=---,---,---- --c:------:---- - - -:-:-~:-:---:--::-- - 1---·--·-·- ... - . . - ---
Whi~h dEbidt do we select and How well will this . 
bound a real design 
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Considerations when Developing a Complex 
Design under Test Architecture 
• It has the characteristics of a complex design with: 
- fan-out and fan-In > 1 
- contains a mixture of sequential and combinatorial logic. 
• The circuit can be replicated to increase statistics. 
• Its state space can be traversed within relatively 
short time periods such that all states are equally 
likely to be subject to particle strikes d·uring radiation 
testing. 
Counters Meet Requirements 
• Has characteristics of 
a complex design 
with: 
- fan-out and fan-In > 1 
- contains a mixture of 
sequential and 
combinatorial logic. 
• Variety of data pattern 
frequencies (fd) 
• State space Traversal 
= 2N/f. 
-· .... ___ .. ··- ·· -- ··· -- - - - s.-------
Simplified Schematic - not actual 
N-blt counter with 
lo le 
fd: data pattern frequency 
fs = system frequency 
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Highlights/Accomplishments: 
·Texas A&M Heavy Ion Results 
Counters versus WSRs 
• 8 inverter (INV) chains = O INV 
chains at 25 MHz. 
• However, as demonstrated in 2004 
data, there is a significant difference 
in cross sections at higher 
frequencies. 
• 23 bit counter cross section is 
simllar to checkerboard WSR: 
- 1 <= #CCells Levels<S 
- Data_ paf:tem of c.ounter varies per bit. 
4.0E-41 ,--- BD.JWUJWI.alUlilla..U!fl:wJJat 
::- UE-41 
{ 3.0E-49 
'; UE-49 
.!! 
~ 2.0E-41 
"' 
: UE-41 
0 
::, 1.0E-49 
... 
"' 5.0E-10 
-21MlWSRO INVOP-.. 
- m,111,c-
- 2111111WSR1111vchoohrtion 
- Ullll WSR O INV Chookltl!o1rd 
o.oe.oo .f--~--.--~~--.--r---t 
0 10 20 io 40 50 ,o 1 
LET MIV'cm1/m; 
PLANS. FOR FY10/11 
• Actel RTAX-s 
- Technical plans 
• May or June 2010 Heavy ton Testing 
• Hone in on LET1h of the WSRs, counters, and memory 
modules 
- Deliverable plans 
• Update and release current Test Report (July 2010) 
• RADECs paper submission (04/01/2010) · 
· • SEE presentation (04/2010) 
• Actel RT ProASIC (Flash Based FPGA 
configuration) 
- Technfcal plans 
• Heavy Ion and Proton Testing end of FY10 
... ·-·- ___ ·-- ..... ___ ·'--- --'--· WSR~&<>u..rite_~..._a_nd merll_9ey..mod1.1!es.Jsimllado.RI AX:_s) __ ------ ----- ----· •... __ _ 
- Deliverable plans 
• CurrentJy in discussion 
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PLANS FOR FY10/11 
Continued 
• Xilinx Spartan 6 
Actel 
RTAX-s 
- Technical plans 
• Heavy Ion and low energy Proton Testing end of 
FY10 
• WSRs and counters with and without mitigation 
- Deliverable plans 
• Indiana University -Proton Test Report 04/2010 
Achronix RadRunner 
- Technical plans 
• Laser Testing 5/2010 
• WSRs, counters, and embedded memory 
- Deliverable plans 
• Depends on test completion 
SCHEDULE 
Mlcroelectronl 2009 cs 2010 
T&E 0 N D J F M A M J J A S 
CJn-9oing 
cliscussions for 
lest samples 
RadiaUon 
Test 
Development 
and Testing 
Data Evaluation 
and Test reports 
Paper 
Submission 
2S 
----- - ---
- ... ·- - .. ·- .... .. . -- - . -1- - --- ----- - --'------------- ----1 --· - ·- - . . . . 
.. 
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Microelectro 
nfcs 
T&E 
BAE/ On-going 
Achronix discussions for 
FPGA test samples 
Radiation Test 
Development 
Test Devices and 
reports 
Paper 
Submission 
Microelectro 
nics 
T&E 
On-going 
Achronix discussions for 
FPGA test samples 
Radiation 
Test 
Development 
Test Devices and 
reports 
Paper 
Submission 
Schedule 
2009 2010 
Schedule 
2009 2010 
--·---------.. ---·-----------·-·---·- ---- . - --
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Schedule 
Microelectro 2009 
nlcs 2010 
T&E 0 N D J F M A M J J A s 
On-going 
discussions for 
Spartans test samples 
Radiation 
Test 
Development 
Test Devices and 
reports 
Paper 
Submission 
. . 
, ... .._.. . .. ,......,l'lldil-*,._..,........,...,..,,....~ ,......_,..........,,.,..n..u,•11....,...Clll'C......._MO. .. 
Schedule 
Mlcroelectro 2009 nlcs 
T&E 0 N D J 
On.going 
Actel discussions for 
ProASIC test sanples 
Radiation 
Test 
Development 
Test Devices aid 
reports 
Paper 
Submission 
.. 
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What Did We Learn So Far? 
• Must take into account: 
- System Frequency 
- Data Pattern 
- Levels of logic between OFFs 
• Complex testing demonstrated that checkerboard WSR 
SEE error rates obtained at a similar frequency may 
provide a sufficient upper bound for complex circuits 
• Counter + WSR testing revealed the non-linear 
relationship of frequency, LET, capacitance, and 
individual bits. 
• Current evaluation includes formulating cross sections 
per bit to make a direct comparison with similar WSR 
chains. 
• w_e ·need more data fo_r analysis 
SEE Radiation Testing Challenges 
• Difficult to identify upsets 
• Difficult to capture high speed upsets or bursts 
• Difficult to differentiate upsets 
• Difficult to create and operate designs that will 
expose SEEs compatible with normal operation in 
space 
• Difficult to test comlex circuitry in an accelerated 
environment 
·------- - -------
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